

Multi-chip package (MCP) or multi-chip module (MCM) technology refers to the practice of mounting multiple, unpackaged integrated circuits (IC's) (sometimes referred to as “bare dies”), along with required support circuitry, on a single base material, such as ceramic. The multiple bare dies are “packaged” within an overall encapsulation material, the encapsulation material generally comprising some type of polyimide or other polymer.

MCP's often comprise some type memory IC, such as a double-data rate synchronous dynamic random access memory (DDR SDRAM) stacked over some type of logic IC, such as a microprocessor. By combining the microprocessor with the memory IC in this fashion, the MCP provides a high density module that requires less space in an electrical system, such as on the motherboard of a computer, than if the microprocessor and memory IC were individually packaged and mounted. Additionally, by consolidating multiple circuit functions in a single MCP, the electrical system in which the MCP is installed requires fewer system assemblies, thereby reducing system costs and further reducing system size. The MCP also provides the benefit of integrated functional testing.

1

not be able to operate at certain clock frequencies, potentially resulting in data errors and system failure.

### **Summary**

5           One embodiment of the present invention provides a multi-chip package including a logic device providing a clock signal having a frequency and a memory device. The memory device receives the clock signal and operates at the clock signal frequency. The memory device includes a temperature sensor providing a temperature signal indicative of a temperature of the memory device,  
10           wherein the logic device adjusts the clock signal frequency based on the temperature signal.

### **Brief Description of the Drawings**

          Figure 1 is a block diagram illustrating generally a multichip package  
15           according to the present invention.

          Figure 2 is a block diagram illustrating one exemplary embodiment of a multichip package according to the present invention.

          Figure 3 is a timing diagram illustrating an example operation of the command block of Figure 2.

20           Figure 4 is a block diagram illustrating one exemplary embodiment of a multichip package according to the present invention.

          Figure 5 is a timing diagram illustrating an example operation of the command block of Figure 4.

25

### **Detailed Description**

          In the following Detailed Description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be  
30           practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” “leading,” “trailing,” etc., is used with reference to the

orientation of the Figure(s) being described. Because components of  
embodiments of the present invention can be positioned in a number of different  
orientations, the directional terminology is used for purposes of illustration and  
is in no way limiting. It is to be understood that other embodiments may be  
5 utilized and structural or logical changes may be made without departing from  
the scope of the present invention. The following detailed description, therefore,  
is not to be taken in a limiting sense, and the scope of the present invention is  
defined by the appended claims.

Figure 1 is a block diagram illustrating generally one embodiment of a  
10 multi-chip package (MCP) 10 employing clock system according to the present  
invention. MCP 10 includes a logic IC 12 and a memory IC 14 within an overall  
encapsulation material 16. In one embodiment, logic IC 12 comprises a  
microprocessor ( $\mu$ P). In one embodiment, as illustrated, memory IC 14 is a  
random access memory device (RAM) and includes a plurality of memory cells  
15 18 located at the intersections of conductive wordlines 20 and conductive bit  
lines 22. In one preferred embodiment, memory IC 14 is a double data rate  
synchronous dynamic random access memory device (DDR SDRAM).

Microprocessor 12 issues address and access signals to RAM 14 via a  
bus 24 to transfer data between selected memory cells 28 via a data bus 26.  
20 Microprocessor 12 includes a clock generator 31 that provides a clock signal  
(CLK) having a frequency to RAM 14 via a path 28.

RAM 14 operates at the clock signal frequency and includes a  
temperature sensor 30 that provides a temperature signal representative of a  
temperature of RAM 14 to microprocessor 12 via a path 28. In one embodiment,  
25 the temperature signal is representative of a junction temperature of RAM 14. In  
one embodiment, RAM 14 has a rated operating frequency at a rated operating  
temperature, wherein RAM 14 may not function reliably at the rated operating  
frequency if the temperature exceeds the rated operating temperature.

Microprocessor 12 adjusts the frequency of the clock signal provided via  
30 path 28 by clock generator 31 based on the temperature signal received from  
temperature sensor 30 via a path 32. In one embodiment, microprocessor 12

provides the clock signal at a frequency substantially equal to the rated operating frequency when the temperature signal indicates that the temperature of RAM 14 is less than the rated operating temperature, and provides the clock signal at a second frequency when temperature signal indicates that the temperature of  
5 RAM 14 is at least equal to the threshold temperature, wherein the second frequency is less than the first frequency and enables RAM to remain functional.

By adjusting the clock signal frequency based on the junction temperature of RAM 14, multi-chip package 10 employing a clock system according to the present invention remains operational even when the junction  
10 temperature of RAM 14 reaches or exceeds a rated operating temperature.

Figure 2 is a block diagram illustrating one exemplary embodiment of multi-chip package 10 employing clock signal frequency adjustment according to the present invention. MCP 10 includes microprocessor 12 and DDR SDRAM 14, with microprocessor 12 further including a clock generator 32 and a  
15 memory controller 34, and DDR SDRAM 14 further including temperature sensor 30. Clock generator 31 provides a clock signal (CLK) having a frequency to DDR SDRAM 14 via path 28. DDR SDRAM 14 operates at the clock signal frequency receive via path 28, and is designed to operate at clock signal frequencies up to a maximum rated clock signal frequency at a rated operating  
20 temperature, wherein reliable operation of DDR SDRAM 14 at the maximum rated clock signal frequency is not guaranteed at temperatures exceeding the rated operating temperature.

Memory controller 32 controls reading data from and writing data to DDR SDRAM 14. Memory controller 32 issues address signals of selected  
25 memory cells 18 within DDR SDRAM 14 and access command via address/command (ADDR/CMD) bus 24. In response to the address signals and access commands, DDR SDRAM 14 either receives data from or places data on data bus 26.

Temperature sensor 30 monitors the internal temperature, or junction  
30 temperature, of DDR SDRAM 14. Temperature sensor 30 measures the junction temperature of DDR DRAM 14 and stores temperature flag data representative

of the measured junction temperature in a register 34. In one embodiment, the temperature flag data is indicative of whether the measured junction temperature is above or at/below the rated operating temperature of DDR SDRAM 14. In one embodiment, temperature sensor 30 comprises a junction diode type sensor,  
5 as is well-known in the art.

Memory controller 32 periodically issues a register read command (Reg\_read) to temperature sensor 30 via ADDR/CMD bus 24 and a path 36. In response to the Reg\_read command, temperature sensor 30 provides the temperature flag data representative of the present junction temperature of DDR  
10 SDRAM 14 from data register 34 to memory controller 32 via a path 38 and data bus 26. Memory controller 34 provides to clock generator 31 a flag signal at 40 having a first state when the temperature flag data indicates the present junction temperature is at or below the rated operating temperature, and having a second state when the temperature flag data indicates the present junction temperature  
15 exceeds the rated operating temperature. In one embodiment, the first state of the flag signal at 40 comprises a low state (LO) and the second state comprises a high state (HI).

In one embodiment, when the flag signal at 40 is at the LO state, clock generator 31 provides the clock signal at 28 at a frequency substantially equal to  
20 the maximum rated clock signal frequency. When the flag signal at 40 is at the HI state, clock generator 31 provides the clock signal at 28 at a frequency below the maximum rated clock signal frequency such that reliable operation of DDR SDRAM 14 is guaranteed even though temperature of DDR SDRAM 14 exceeds the rated operating temperature. Similarly, if the present junction temperature of  
25 DDR SDRAM 14 subsequently falls below the rated operating temperature, clock generator 31 will once again provide the clock signal at 28 at the maximum rate clock signal frequency.

Figure 3 is a timing diagram 50 illustrating an exemplary operation of multi-chip package 10 as illustrated above by Figure 2 in response to the  
30 temperature of DDR SDRAM 14 exceeding the rated operating temperature. The clock signal provided at 28 by clock generator 31 is illustrated by waveform

52, the address signals and commands issued by memory controller 32 are illustrated at 54, data transferred via data bus 26 is illustrated at 56, and the flag signal provided by memory controller 32 at 40 is illustrated by the waveform at 58.

5           As illustrated, clock generator 31 initially provides a clock signal at a frequency substantially equal to the maximum rated clock frequency of DDR SDRAM 14, as indicated by clock period tCK1 at 60. Memory controller issues a register read command (Reg\_read ) as indicated at 62. In response to Reg\_read command 62, temperature sensor 30 provides the temperature flag data to  
10 memory controller 32 via path 38 and data bus 26, as indicated at 64. As described above, the present operating temperature of DDR SDRAM 14 exceeds the rated operating temperature. Thus, the temperature flag data is represented by the term "FLAG\_on" at 64.

          In response to the temperature flag data (FLAG\_on) indicating that  
15 present operating temperature of DDR SDRAM exceeds the rated operating temperature, memory controller 32 sets the flag signal at 40 from a LO state to a HI state, as indicated at 66. In response to the flag signal at 40 being at a HI state, clock generator 31 decreases the frequency of the clock signal at 28, as indicated by clock period tCK2 at 68. The clock period tCK2 168 is such that  
20 DDR SDRAM 14 is guaranteed to provide reliable operation even though the junction temperature exceeds the rated operating temperature. During a transition of the clock signal from a clock period of tCK1 to a clock period of tCK2, memory controller 32 is inhibited from issuing new commands until the clock signal is settled at tCK2 68 and new active commands can be issued, as  
25 indicated at 70.

          Figure 4 is a block diagram illustrating another exemplary embodiment of multi-chip package 110 with clock signal frequency adjustment according to the present invention. MCP 110 includes a microprocessor 112 and a DDR SDRAM 114, with microprocessor 112 further including a clock generator 132  
30 and a memory controller 134, and DDR SDRAM 114 further including temperature sensor 130. Clock generator 131 provides a clock signal (CLK)

having a frequency to DDR SDRAM 114 via path 128. DDR SDRAM 114 operates at the clock signal frequency receive via path 128, and is designed to operate at clock signal frequencies up to a maximum rated clock signal frequency at a rated operating temperature, wherein reliable operation of DDR SDRAM 114 at the maximum rated clock signal frequency is not guaranteed at  
5 temperatures exceeding the rated operating temperature.

Memory controller 132 controls reading data from and writing data to DDR SDRAM 114. Memory controller 132 issues address signals of selected memory cells 118 within DDR SDRAM 114 and access command via  
10 address/command (ADDR/CMD) bus 124. In response to the address signals and access commands, DDR SDRAM 114 either receives data from or places data on data bus 126.

Temperature sensor 130 measures the internal temperature, or junction temperature, of DDR SDRAM 114 and provides a temperature flag signal  
15 (Temp\_Flag) representative of the junction temperature at a pad 134. In one embodiment, the Temp\_Flag signal indicates whether the measured junction temperature is above or at/below the rated operating temperature of DDR SDRAM 114. In one embodiment, the Temp\_Flag signal at pad 134 has a first state when the internal temperature is at or below the rated operating  
20 temperature, and a second state when the internal temperature exceeds the rated operating temperature. In one embodiment, the first state of the Temp\_Flag signal at output 140 comprises a low state (LO) and the second state comprises a high state (HI).

Microprocessor 112 includes a pad 136 coupled to pad 134 of DDR SDRAM 114 via a path 138. Clock generator 131 is coupled to and receives the Temp\_Flag signal via pad 136. In one embodiment, when the Temp\_Flag signal at pad 136 is at the LO state, clock generator 131 provides the clock signal at  
25 128 at a frequency substantially equal to the maximum rated clock signal frequency of DDR SDRAM 114. When the Temp\_Flag signal at pad 136 is at the HI state, clock generator 131 provides the clock signal at 128 at a frequency  
30 below the maximum rated clock signal frequency such that reliable operation of

DDR SDRAM 114 is guaranteed even though temperature of DDR SDRAM 114 exceeds the rated operating temperature.

Similarly, if the present junction temperature of DDR SDRAM 114 subsequently falls below the rated operating temperature, the Temp\_Flag signal will transition from a HI to a LO state, and clock generator 131 will once again provide the clock signal at 128 at the maximum rate clock signal frequency of DDR SDRAM 114. In either case, if a transition in state of the Temp\_Flag signal occurs while an access operation of DDR SDRAM 114 by microprocessor 112 is on-going, clock generator 131 will delay a change in the frequency of the clock signal at 128 until the access operation is complete as indicated by a WAIT signal at 140.

Figure 5 is a timing diagram 150 illustrating an exemplary operation of multi-chip package 110 as illustrated above by Figure 4 in response to the temperature of DDR SDRAM 114 exceeding the rated operating temperature. The clock signal provided at 128 by clock generator 131 is illustrated by waveform 152, the address signals and commands issued by memory controller 132 are illustrated at 154, data transferred via data bus 126 is illustrated at 156, and the Temp\_Flag signal provided at pad 136 by temperature sensor 103 is illustrated by the waveform at 158.

As illustrated, clock generator 131 initially provides a clock signal at a frequency substantially equal to the maximum rated clock frequency of DDR SDRAM 114, as indicated by clock period tCK1 at 160. As illustrated at 166, the Temp\_Flag signal at pad 136 transitions for a LO state to a HI state, indicating that the present operating temperature of DDR SDRAM 114 has exceeded the rated operating temperature. In response to the Temp\_Flag signal at pad 136 being set to the HI state by temperature sensor 130, clock generator 131 decreases the frequency of the clock signal at 128, as indicated by clock period tCK2 at 168. The clock period tCK2 is such that DDR SDRAM 114 is guaranteed to provide reliable operation even though the junction temperature exceeds the rated operating temperature. During a transition of the clock signal from a clock period of tCK1 to a clock period of tCK2, memory controller 132 is



inhibited from issuing new commands until the clock signal is settled at tCK2  
168 and new active commands can be issued, as indicated at 170.

Although specific embodiments have been illustrated and described  
herein, it will be appreciated by those of ordinary skill in the art that a variety of  
5 alternate and/or equivalent implementations may be substituted for the specific  
embodiments shown and described without departing from the scope of the  
present invention. This application is intended to cover any adaptations or  
variations of the specific embodiments discussed herein. Therefore, it is  
intended that this invention be limited only by the claims and the equivalents  
10 thereof.